Embedded systems
Low and high water mark
Pointer
High water mark
Low water mark
Answer is Wrong!
Answer is Right!
2. Who invented VLIW architecture? A. Josh Fisher B. John Ellis C. John Ruttenberg D. John O’Donnell
Josh Fisher
John Ellis
John Ruttenberg
John O'Donnell
Answer is Wrong!
Answer is Right!
3. What shows the brightness of the pixel in a digital signal processor? A. Luminance B. Transparent C. Chrominance D. Opaque
Luminance
Transparent
Chrominance
Opaque
Answer is Wrong!
Answer is Right!
4. What is the clock frequency of Z80? A. 6 MHz B. 8 MHz C. 4 MHz D. 2 MHz
6 MHz
8 MHz
4 MHz
2 MHz
Answer is Wrong!
Answer is Right!
Detailed SolutionWhat is the clock frequency of Z80? A. 6 MHz B. 8 MHz C. 4 MHz D. 2 MHz
5. PUSH-POP mechanism is seen in . . . . . . . . A. Stack pointer B. Register C. Memory D. Index register
Stack pointer
Register
Memory
Index register
Answer is Wrong!
Answer is Right!
6. What kind of support does 80286 access in protected mode? A. Real mode B. Address access C. Data access D. Virtual memory
Real mode
Address access
Data access
Virtual memory
Answer is Wrong!
Answer is Right!
7. What is ILP? A. Instruction-level parallelism B. Instruction-level panel C. Instruction-language panel D. Inter-language parallelism
Instruction-level parallelism
Instruction-level panel
Instruction-language panel
Inter-language parallelism
Answer is Wrong!
Answer is Right!
8. How many bits does MC68HC05 possess? A. 4 B. 8 C. 16 D. 32
4
8
16
32
Answer is Wrong!
Answer is Right!
Detailed SolutionHow many bits does MC68HC05 possess? A. 4 B. 8 C. 16 D. 32
9. What does CCR stand for? A. Condition code register B. Computing code register C. Complex code register D. Code control register
Condition code register
Computing code register
Complex code register
Code control register
Answer is Wrong!
Answer is Right!
10. What does m1 signal in Z80 describes? A. I/O operation status B. Memory refresh output C. Output pulse on instruction fetch cycle D. Interrupt request input
I/O operation status
Memory refresh output
Output pulse on instruction fetch cycle
Interrupt request input
Answer is Wrong!
Answer is Right!